1.5-bit mismatch-insensitive MDAC with reduced input capacitive loading

نویسندگان

  • E. Zhian Tabasy
  • M. Kamarei
  • S. J. Ashtiani
چکیده

A new mismatch insensitive 1.5-bit multiplying digital–analogue converter (MDAC) is proposed. This circuit samples the input in closed-loop form using the opamp in non-inverting configuration; hence, only the parasitic input capacitance loads the previous stage. This technique uses a fully-differential four-input OTA instead of two single-ended two-input OTAs to further improve power consumption and matching.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 12-bit CMOS Ratio-Independent Algorithmic Analog-to-Digital Converter

This paper proposes a 1.5 V 12-b CMOS ratio-independent algorithmic analog-to-digital converter (ADC) based on a capacitor-mismatch insensitive technique. A novel switched-capacitor multiplying digital-to-analog converter (MDAC) with an accurate gain of two is proposed for an algorithmic ADC. The proposed MDAC architecture requires only one opamp in four phases to generate the next residue outp...

متن کامل

Non-binary Pipeline Analog-to-Digital Converter Based on β-Expansion

This paper proposes a pipeline analog-to-digital converter (ADC) with non-binary encoding technique based on β-expansion. By using multiply-by-β switched-capacitor (SC) multiplying digital-to-analog converter (MDAC) circuit, our proposed ADC is composed by radix-β (1 < β < 2) 1 bit pipeline stages instead of using the conventional radix-2 1.5 bit/1 bit pipeline stages to realize non-binary anal...

متن کامل

An Integrated Energy-Efficient Capacitive Sensor Digital Interface Circuit

In this paper, we propose an energy-efficient 13-bit capacitive sensor interface circuit. The proposed design fully relies on successive approximation algorithm, which eliminates the need for oversampling and digital decimation filtering, and thus low-power consumption is achieved. The proposed architecture employs a charge amplifier stage to acheive parasitic insensitive operation and fine abs...

متن کامل

A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC

Abstract: A 10-bit 80-MS/s opamp-sharing pipelined ADC is implemented in a 0.18m CMOS. An opampsharing MDAC with a switch-embedded dual-input opamp is proposed to eliminate the non-resetting and successive-stage crosstalk problems observed in the conventional opamp-sharing technique. The ADC achieves a peak SNDR of 60.1 dB (ENOB = 9.69 bits) and a peak SFDR of 76 dB, while maintaining more than...

متن کامل

A New Structure for 6 Bit Distributed MEMS Transmission LinePhase Shifter in Ku Band

In this paper a new design for 6 bit DMTL phase shifter with only 32 MEMS switches is proposed. The reduction in number of switches in ordinary 6 bit phase shifter from 63 to 32 is due to combination of one 5.625 degree for least significant bit and 11.25 degree for the rest of the switches. Decreasing the number of the switches reduces the die-size as well as loss of the CPW line. Analytical s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009